

SCOPES 2003

Tailoring Software Pipelining For Effective Exploitation Of Zero Overhead Loop Buffer

Gang-Ryung Uh
CS Department
Boise State University

Outline

1. Low-power DSP 16000 and ZOLB
2. Compiler Mission
3. Conventional Approach
4. Alternative approach
5. Intermediate Results
6. Conclusion


Signal Processing Algorithm

$$\text{BR } y_k = e^{j\omega x_k} \text{, for } 0 \leq N \\ \text{IF } y_k = e^{j\omega x_k} \text{, for } 0 \leq N, \text{ where } e^{j\omega x_k} \\ \text{IDCT } I(y) = \frac{1}{N} \sum_{n=0}^{N-1} \cos(2n+1)\frac{1}{N} \sum_{k=0}^{N-1} y_k \cos(2nk) \frac{1}{N}$$

- I. **Heavy arithmetic** computations
- II. Can be easily programmed into **Tight Small Loops**

DSP (Digital Signal Processor)

- Programmable processor for mathematical operations to manipulate signals with
 - 1. **High performance**,
 - 2. **Minimal power consumption**
 - 3. **Minimal memory footprint**



Finite Impulse Response (FIR)


At the least, compute one **Tap** in a **Single Cycle**

Lucent DSP16000 Architecture Features

1. Harvard Architecture
2. Separate AGU from DALU for rich addressing modes
3. Zero-wait State High Speed Memory

Lucent DSP16000 Architecture Features (cont)

4. Compiler (Programmer) Controlled On-Core Instruction Cache – ZOLB (Zero Overhead Loop Buffer) to support high performance with minimal power dissipation



Lucent DSP16000 Instruction Set Design

In order to achieve **performance** & **higher code density**

$A0 = A0 + P0 \quad P0 = Xh * Yh \quad P1 = XI * YI \quad Y = *R0++ \quad X = *PT0++$

16 bit word instruction

- Permissible order of operations is very limited
- The register usage is restricted to only a few different registers

Compiler Mission! Where are the compound/complex instructions?

```
// EDN Benchmarks
fir(const short array1[], const short coeff[], short output[])
{
    int i,j,sum;
    for(i=0;i < N-ORDER;i++)
    {
        sum=0;
        for(j=0; j < ORDER; j++)
        {
            sum += array1[i+j]*coeff[j];
        }
        output[i]=sum>>15;
    }
}

A0 = A0 + P0  P0 = Xh * Yh  P1 = XI * YI  Y = *R0++  X = *PT0++
```



Experience with Iterative Modulo Scheduling Techniques

EDN Benchmark: FIR Filter

```
fir(const short array1[], const short coeff[], short output[])
{
    int i,j,sum;
    for(i=0;i < N-ORDER;i++)
    {
        sum=0;
        for(j=0; j < ORDER; j++)
        {
            sum += array1[i+j]*coeff[j];
        }
        output[i]=sum>>15;
    }
}
```

```
a2=0
j=a4
do 50 {
    /* inst 1 */ xh = *(r0 + j)
    /* inst 2 */ yh = *r3++
    /* inst 3 */ r4 = j
    /* inst 4 */ p0 = xh*yh p1 = xl*yl
    /* inst 5 */ a2 = a2+p0
    /* inst 6 */ j = r4+1
}
```



Step 1: Resource Initiation Interval

$$MII = \text{MAX}(\text{RecII}, \text{ResII})$$

ResII : Smallest Loop Initiation Interval to meet the system resource requirement

```
do 50 {
    /* inst 1 */ xh = *(r0 + j)
    /* inst 2 */ yh = *r3++
    /* inst 3 */ r4 = j
    /* inst 4 */ p0 = xh*yh p1 = xl*yl
    /* inst 5 */ a2 = a2+p0
    /* inst 6 */ j = r4+1
}
```

ResII: Resource Initiation Interval **2**




Step 2: Recurrence Initiation Interval


$$MII = \text{MAX}(\text{RecII}, \text{ResII})$$

RecII : Smallest Integer Loop Initiation Interval to meet all the deadlines imposed by data dependence circuits.

```
do 50 {
    /* inst 1 */ xh = *(r0 + j)
    /* inst 2 */ yh = *r3++
    /* inst 3 */ r4 = j
    /* inst 4 */ p0 = xh*yh p1 = xl*yl
    /* inst 5 */ a2 = a2+p0
    /* inst 6 */ j = r4+1
}
```

- True Dependence
→ Output Dependence
→ Anti Dependence





Step 2: Compute MinDIST Matrix

Floyd Algorithm:
 $\text{MinDist}[i,j] \leq 0$
with II (Initiation Interval) 2

Adjacency Matrix

	Int 1	Int 2	Int 3	Int 4	Int 5	Int 6	Final
Init	X 0 0 0 1 2 1 2	(0) 1 2 1 2 1 2	(0) 1 2 1 2 1 2	(0) 1 2 1 2 1 2	(0) 1 2 1 2 1 2	(0) 1 2 1 2 1 2	(0) 1 2 1 2 1 2
Int 1	X -4 0 X 1 2 X 2	(0) -4 0 X 1 2 X 2	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X
Int 2	X -4 0 X 1 2 X 2	(0) -4 0 X 1 2 X 2	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X	(0) 1 2 X 2 -4 0 X
Int 3	X 0 -4 0 1 2 1 2	(0) 0 -4 0 1 2 1 2	(0) 1 2 1 2 -4 0 1	(0) 1 2 1 2 -4 0 1	(0) 1 2 1 2 -4 0 1	(0) 1 2 1 2 -4 0 1	(0) 1 2 1 2 -4 0 1
Int 4	X -2 -2 X 0 1 X 1	(0) -2 -2 X 0 1 X 1	(0) 0 1 X 1 -2 -2 X	(0) 0 1 X 1 -2 -2 X	(0) 0 1 X 1 -2 -2 X	(0) 0 1 X 1 -2 -2 X	(0) 0 1 X 1 -2 -2 X
Int 5	X 4 4 X 2 0 X 0	(0) 4 4 X 2 0 X 0	(0) 0 1 X 0 4 4 X	(0) 0 1 X 0 4 4 X	(0) 0 1 X 0 4 4 X	(0) 0 1 X 0 4 4 X	(0) 0 1 X 0 4 4 X
Int 6	X -4 -2 -1 0 1 0 1	(0) -4 -2 -1 0 1 0 1	(0) 0 1 0 1 -4 -2 -1	(0) 0 1 0 1 -4 -2 -1	(0) 0 1 0 1 -4 -2 -1	(0) 0 1 0 1 -4 -2 -1	(0) 0 1 0 1 -4 -2 -1
Final	X X X X X X X X X	(0) X X X X X X X X X	(0) X X X X X X X X X	(0) X X X X X X X X X	(0) X X X X X X X X X	(0) X X X X X X X X X	(0) X X X X X X X X X

Step 3: Slack Scheduling by computing Estart and Lstart

Floyd Algorithm:
 $\text{MinDist}[i,j] \leq 0$
with II (Initiation Interval) 2

Legal Partial Schedule based on Estart and Lstart

	Int 1	Int 2	Int 3	Int 4	Int 5	Int 6	Final
Init	X 0 0 0 1 2 1 2	Operation	Slack	Issue Time			
Int 1	X 0 -4 0 X 1 2 X 2	Estart	Lstart				
Int 2	(0) -4 0 X 1 2 X 2	Inst-1	0 1	0			
Int 3	0 1 2 1 2 -4 0 X	Inst-2	0 1	1			
Int 4	-2 -2 X 0 1 X 1	Inst-3	0 1	0			
Int 5	4 4 X 2 0 X 0	Inst-4	1 1	1			
Int 6	-4 -2 -1 0 1 0 1	Inst-5	0 1	1			
Final	X X X X X X X X X	Inst-6	1 1	1			

Why Modulo Scheduling is not suitable?

Legal Partial Schedule based on SLACK

Operation	Slack	Issue Time
Inst-1	0	1
Inst-2	0	1
Inst-3	0	1
Inst-4	1	1
Inst-5	0	1
Inst-6	1	1

// inst-1 && inst-3
xh=(r0+j) r4=j

No Legal Encoding

// inst-2 && inst-4 && inst-5 && inst-6
yh=r3++ p0=xh*yh p1=xl*y1 a2=a2+p0 j=r4+1

Why Modulo Scheduling is not suitable?

Due to limited encoding space, DSP16000 compound instructions that account for **{Inst-i, Inst-j, Inst-k}**, but there is NO legal encoding to capture any subset of **{Inst-i, Inst-j, Inst-k}**

- ### How to Overcome?
- Software pipelining optimization must be sensitive to **Instruction Selection**
 - This requires that the Instruction selection performs the following tasks in a demand driven manner
 - proactively perform **Register Renaming**
 - proactively introduce additional **micro-operations** on the fly

New Compiler Strategy

- ? **Tak1** Ratio of employees in institutions GG_i , G_s that institutions in category i have in G (where $i=1, (i-1), \dots, n$)
 - ? **Tak2** Retirement deposit that consists of institutions whose gops seek financial support
 - ? **Tak3** Reform institution Statistic among gops in the statutory bodies such that selected institutions can be included in several institutions. If necessary, reformer learning and positively involved institutions to reform part of public gops to be taken DSR 600 and

Potentially Pipelineable

Instructions I_i and I_j are **potentially pipelineable** only when the following two conditions can be met.

1. There exists a compound/complex instruction template that can hold (may be more) both effects I_i and I_j in parallel. This implies that I_i and I_j can be potentially combined into a single complex instruction.
 2. The Distance from I_i in the instruction Group G_k to I_j can meet the Minimum Distance requirements ($\text{MinDist}[i, j]$).

Another FIR Filter from a Customer

Instruction	OpCode	Op	Rd	RdExt	Rs1	Rs2	Rs3	Rs4	Rs5	Rs6	Rs7	Rs8	Rs9
I	d92	y ₁₀ =x ₁₀			xx (1) (0) (0) (0) (0) (0) (0) (0) (0)								
II			ls1		xx xx (0) xx xx xx xx (0) xx								
III	ds91	ds91	ls2		xx (0) xx xx (0) (0) xx xx (0) xx								
IV	a92		ls3		xx xx xx (0) xx xx xx xx (0) xx								
V	aa91		ls4		xx xx (0) (0) (0) xx (0) (0) (0) (0) (0)								
VI	aa92		ls5		xx xx xx (0) (0) xx (0) (0) (0) (0) (0)								
VII	aa93		ls6		xx xx xx (0) (0) (0) xx (0) (0) (0) (0)								
VIII	aa94		ls7		xx xx (0) (0) (0) (0) (0) (0) xx (0) (0)								
IX	aa95		ls8		xx xx xx (0) (0) (0) (0) (0) (0) (0) xx (0)								
X			ls9		xx								

Another FIR Filter from a Customer

Step 1: Partition

```

Initialization *f
void partition( ) {
    create a new group Gi;
    add an instruction Ii to Gi;
    i = 2;
    j = 1;


FOR each instruction Ii in the loop DO {
    FOR each instruction Ij in Gi {
        IF Ii and Ij are potentially pipelinable {
            If j = i
                create a new group Gi+1;
                Tag Gi and Gi+1 with complex
                    instruction templates;
                break;
            }
        }
        add an instruction Ii to Gj;
        i = i + 1;
    }
}

```



Instruction DP Pipeline

	d1@1	G _i = {I _i }
I	y=0+x+j@0	G _i = {I _i }
I	p0=xh*yh p1=xl*yl	G _i = {I _i }
B	d2@2	G _i = {I _i , I _j }
B	d2@pl	G _i = {I _i , I _j , I _k }
B	d2@0	G _i = {I _i , I _j , I _k , I _l }
B	d2@2	G _i = {I _i , I _j , I _k , I _l , I _m }
B	d2@0	G _i = {I _i }
B	d2@2	G _i = {I _i , I _j }

Step 2: Project a Maximally Pipelined Loop



Step 2: Project a Perfectly Pipelined Loop



Instruction Selection Algorithm

```


// MAIN 'I
DO {
    change = FALSE;
    FOR each instruction group G_i DO {
        l_i = first instruction in group G_i;
        l_i = l_i + 1;
        CONTINUE;
        IF (change == FALSE)
            change = Combine_Insts(l_i, G_m);
        ELSE
            (void) Combine_Insts(l_i, G_m);
        /* Add l_i to the next instruction group */
        i = i + 1;
    }
} WHILE (change == TRUE)

/* COMBINE_INSTRUCTIONS 'I
BOOLEAN Combine_Insts(l_i, G_m)
{
    BOOLEAN Success = FALSE;
    IF (G_m == NULL)
        /* G_m is empty */
        return FALSE;
    Success = TRUE;
    FOR each instruction l_j in G_m DO {
        /* perform register renaming:
         * tag the l_j with the F1/F1E instruction template;
         * remove l_j from G_m;
         * Success = TRUE;
         */
        l_i = l_i + 1;
    }
    ELSE
        l_i = l_i + 1;
    } // END FOR 'I


    Merge G_m and G_i into one instruction group;
    RETURN FALSE;
} // END COMBINE_INSTS 'I

```


Discover Complex Instruction by Overlapping G₂ and G₁




Discover Complex Instruction by Overlapping G₃ and G₂



Merge Instruction Groups G₃ and G₂



Restructured Loop




Results

Benchmark Programs	
Program	Description
abs	Absolute
convn	Convolution
exp8	Exponentiation
f8	DัญpotialFFT
fr	Fractal Reconstruction
fr_no_red	Fractal Reconstruction
fir	Filter
ir	IRShing
inex8	Inverse String
jsgit	JGCD and GCD Instruction
sax8	Saxpy String
sinbf8	Sinhbf8 Savings
wc8p	Simple example


Execution Time

Table 2. Impact on Execution Time



Code Size

Table 3. Impact on Code Size



Conclusion

1. New Compiler Strategy that automatically exploits compound instructions
2. As a result of this work, the Zero Overhead Loop Buffer on Lucent DSP16000 can be further exploited

- SCOPES 2003
- Outline
- Signal Processing Algorithm
- DSP (Digital Signal Processor)
- At the least, compute one Tap in a Single Cycle
- Lucent DSP16000
- Lucent DSP16000
- Example of Using ZOLB on the DSP16000
- Instruction Set Design for Low-power Embedded Processors
- Instruction Set Design for Low-power Embedded Processors