

## Motivation

To improve the overall performance -

- ◀ DSPs are equipped with ***multiple data memory banks***.
- ◀ The compiler must ***partition program variables*** into memory banks.

## Outline

- ◀ Motivation
- ◀ Introduction
- ◀ Partitioning Scheme
- ◀ Experimental Results
- ◀ Conclusion

## Variable Partitioning

- ◀ To solve this problem several approaches at different stages of the compilation flow are possible :

- ◀ ***High level intermediate representation***
- ◀ ***Low level intermediate representation***

## Dot product (assembly code)

```

        movl    a, A0      ||  movd   b, B1
        cr     A0          ||  bkep  99,BBL
        nop
        macc  D2,D3,A0    ||  id    (R1)+,D3
        macc  D2,D3,A0    ||  id    (R1)+,D3
        nop
        ret
        LBL:  ret

```

## Dot product (C code)

```

short dot_product (void)
{
    short a[100], b[100];
    int i;
    int dot = 0;
    for (int i = 0; i < 100; i++) {
        dot = dot + a[i] * b[i];
    }
    return dot;
}

```

## Efficient Variable Allocation to dual Memory Banks of DSPs

Viera Sipkova

Christian Doppler Laboratory  
Compilations Techniques for Embedded Processors  
Institute for Computer Languages  
Vienna University of Technology

## Previous Work

The edge-weighted undirected graph  $G = (V, E)$ , where each edge  $e = (v, w) \in E$  – represents a memory access to  $v$  and  $w$  (different memory banks) – indicates the possible parallel access to  $v$  and  $w$  (different memory banks).

## Interference Graph

Let  $V$  be the set of interference vertices of  $G$ .  
There exists an edge  $e = (v, w)$  between  $v, w \in V$   
if and only if  
the contexts enclosing  $v$  and  $w$  respectively, are  
not *control-dependent* as well as *data-dependent*.

## Interference Edge

To each edge  $e = (v, w) \in E$  a weight  $A(e)$  is associated:  

$$A(e) = EF \times DW(e)$$

$$EF - \text{execution frequency}$$

$$DW(e) - \text{distance weight} = \begin{cases} 1 & \text{if } v \text{ and } w \text{ are in the same statement} \\ 2 & \text{if } v \text{ and } w \text{ are in the different statements} \end{cases}$$

---

**Edge Weight**

Leupers, Kouté, 2001 (before register allocation; ILP) – scheduling with variable partitioning  
 Zhang, Paudel, Greene and Mandel, 2002 (post-pass approach; maximum spanning tree and graph coloring)  
 Cho, Park, Whalen, 2002 (with register allocation; maximum spanning tree)  
 Zhang, Paudel, Greene and Mandel, 2002 (with register allocation; maximum spanning tree and graph coloring)  
 Zeng, Xiong, Sha, 2003 (model based on DFG; scheduling with variable partitioning)

## Basic Features

- ◀ The *algorithm* of the partitioner is *global*, applied across the basic blocks to all partitions of the program.
- ◀ The *algorithm* of the partitioner is *global*, applied across the basic blocks to all partitions of the program.
- ◀ Global variables and *static local* variables are handled.
- ◀ Partitioning the interference graph.
- ◀ Constructing the interference graph.
- ◀ Partitioning the interference graph.
- ◀ Annotating variables with the partitioning information.
- ◀ Array variables are treated as monolithic entities.

## Interference Graph

- ◀ The partitioner is based on the *high-level intermediate representation*.
- ◀ The partitioner is constructed as a separate optimization phase operating on the *high-level intermediate representation*.
- ◀ The partitioner is separated from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.

## Partitioning Scheme

The partitioner is based on the concept of the

- ◀ The partitioner is constructed as a separate optimization phase operating on the *high-level intermediate representation*.
- ◀ The partitioner is separated from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.

## Interference Graph

- ◀ The partitioner is based on the *high-level intermediate representation*.
- ◀ The partitioner is constructed as a separate optimization phase operating on the *high-level intermediate representation*.
- ◀ The partitioner is separated from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.
- ◀ Separating the partitioner from the optimization phase.

## Partitioning Scheme

- ◀ The partitioner is based on the concept of the

**Max-Cut (Algebraic Formulation)**

Let  $V = \{v_1, v_2, \dots, v_n\}$  be the set of vertices of  $G$ , and  $a_i$  denotes the weight of the edge  $(v_i, v_j) \in E$ .

When introducing cut vectors  $x \in \{-1, 1\}^n$  with  $x_i = 1$  for  $v_i \in S$  and  $x_i = -1$  for  $v_i \in \bar{S}$ , then the algebraic formulation for Max-Cut:

$$\text{maximize } \sum_{1 \leq i < j \leq n} a_{ij}(1 - x_i x_j)$$

$$\text{subject to } x_i \in \{-1, 1\}, i = 1, \dots, n$$

**Max-Cut (Algebraic Formulation)**

Let  $V = \{v_1, v_2, \dots, v_n\}$  be the set of vertices of  $G$ , and  $a_i$  denotes the weight of the edge  $(v_i, v_j) \in E$ .

When introducing cut vectors  $x \in \{-1, 1\}^n$  with  $x_i = 1$  for  $v_i \in S$  and  $x_i = -1$  for  $v_i \in \bar{S}$ , then the algebraic formulation for Max-Cut:

$$\sum_{1 \leq i < j \leq n} a_{ij}(1 - x_i x_j)$$

$$\text{subject to } x_i \in \{-1, 1\}, i = 1, \dots, n$$

**Max-Cut (NP-Complete Problem)**

**Sahni and Gonzales, 1976** – the first feasible solution.

**Goemans and Williamson, 1994** – the best algorithm.

Performance guarantee:  $0.5 \times \text{optimal value}$ .

**Burer, Monteiro, and Zhang, 2001** – specialized version of the Goemans-Williamson technique.

Performance guarantee:  $0.878 \times \text{optimal value}$ .

### Max-Cut (NP-Complete Problem)

Combinatorial optimization problem Max-Cut:

Partitioning the interconnection graph is solved as the maximum cut problem  $\text{Max-Cut}(G, S, T)$  where  $Cut(S, T)$  is the set of edges with one endpoint in  $S$  and the other endpoint in  $T$ .

$$\text{maximize } \text{Cut}(S, T)$$

$$\text{subject to } A(e) \in S, e \in E$$

### Max-Cut

**Memory Bank Assigning**

Let  $(S, \bar{S})$  be the result of the partitioning. Then each vertex:

$v \in S$  is assigned to memory bank  $X$

$v \in \bar{S}$  is assigned to memory bank  $Y$

That the sum of the weights of all edges  $(v, w) \in E$  connecting  $v \in S$  and  $w \in \bar{S}$ , is maximal.

Memory Bank Assigning

Let  $(S, \bar{S})$  be the result of the partitioning. Then each vertex:

$v \in S$  is assigned to memory bank  $X$

$v \in \bar{S}$  is assigned to memory bank  $Y$

That the sum of the weights of all edges  $(v, w) \in E$  connecting  $v \in S$  and  $w \in \bar{S}$ , is maximal.

**Graph Partitioning**

Partition the set of vertices of  $G = (V, E)$  into two disjoint sets:

$$S \subseteq V \text{ and } \bar{S} = V - S$$

that the sum of the weights of all edges  $(v, w) \in E$  connecting  $v \in S$  and  $w \in \bar{S}$ , is maximal.

For  $e = (v, w)$ :

$A(e)$  is defined to  $A(e) = \sum_{i=1}^k a_i$

$e = (v, w)$  is represented to  $(w, v) \in A(e)$

$(v, w) \in E$  is represented to  $(v, w), i = 1, \dots, k$

$\{u_1, \dots, u_k\} \subseteq V$  represents different accesses to the same variable. Then:

### Graph Merging

6000 ~~www~~

Scenna 2003

6000 ~~www~~

Max-Cut (Semidefinite Program)

subject to  $y_i \geq 0$ ,  $i = 1, \dots, n$

subject to  $\text{diag}(X) = e$ ,

(Goemans' Randomized Solution)

of the unit sphere corresponding to the set of vertices  $\mathcal{V}$ .  
 Using the random vector  $r$  uniformly distributed on the unit sphere, we can construct the hyperplane:  $H(r) = \{y \in \mathbb{R}^n : r^T y = 0\}$ .

Therefore the vertex set:

## Implementation of Partitioning

- Alliterate method
- Exact method
- Approximate iterative method (preedy)
- Semidefinite programming relaxation
- Semidefinite relaxation (Fazel et al., 1999)

Scenna 2003

6000 ~~www~~

- ▶ **DSP** store benchmark suite
- ▶ **FFT Filters**
- ▶ **GSM Audio Codec**

*memory config files.* We did experiments with :

## Experimental Results

Kernel	X-Allocation			Partititoning			
	Cycl.	X	Y	Confil.	X	Y	Confil.
dot-product	625	200	0	0	525	100	100
convolution	625	200	0	0	525	100	100
matrxmult_1	5368	2100	0	1000	5368	100	100
matrxmult_2	5014	2010	0	900	4993	1100	910
matrxmult_3	85	24	0	0	76	9	15
lms	219	95	0	0	188	48	47
tr2dim	963	304	0	144	963	144	160
biquad_nsects	71	38	0	12	66	21	17

DSPstone Kernels

DSPstone Kernels

6000 ~~www~~

21

SCOPES, Vienna 2003

22

SCOPES, Vienna 2003

23

improvement of total cycles : 5% - 20%

finds a quite satisfying memory assignment -

its frame is global, not limited to basic blocks.

operates on the high-level representation:

The algorithm :

## Conclusion

- To explore the memory partitioning for DSP architectures with interleaved memory banks.
- To investigate the impact of the partitioning on the scheduling.

## Future Plans

improvement of memory cycles : 20% - 50%

is based on the partitioning the graph whose nodes represent variables and edges denote parallel accesses.

is quite suitable for dual memory banks.

attempts to maximize the benefit of dual memory banks.

The algorithm :

Total Number of Cycles							
Allocation							
17334	155146 (99.5%)	151762 (99.2%)					
X-Allocation	Alternate Allocation	Partitioning					
1134285	1079968 (95.2%)	1072021 (94.5%)					
number of parallel RW pairs	0	58375 (77.6%)					
number of RW pairs	50693 (67.1%)	58665 (78.0%)					
total number of RW	150484	150460					
total number of cycles	1134285	1072021 (94.5%)					
Code	Total Number of Cycles						
X-Allocation	Alternate Allocation	Partitioning					
1071731	81818 (68642 290 (0.6%)	1073385 (90273 60187 389 (0.8%)					
execution frequency (runtime)	without execution frequency						
number of RW pairs	0	14320 (32.8%)					
number of parallel RW pairs	11053 (24.3%)	22731 (52.0%)					
total number of RW	91016	87427					
total number of cycles	17334	154762 (89.2%)					
FFT	Partitioning						
1083592	150484 (0 50693	107996 83756 65648 27 (0.5%)					
Cycl.	X Y Cycl. X Y Cycl.	X Y Cycl.					
cl.	X Y Cycl. X Y Cycl. X Y Cycl.						

Size of the Interference Graph: 45							
X-Allocation				Alternate Allocation			
91016	0	11053	146322	48179	39920	8823 (80%)	
X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	

## GSM Audio Code

## Executing Parallelism

Size of the Interference Graph: 45							
X-Allocation				Alternate Allocation			
91016	0	11053	146322	48179	39920	8823 (80%)	
X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	X Y Cycl.	

## GSM Audio Code