

Fine-Grain Register Allocation Based on a Global Spill Costs Analysis

2003. 9. 25 (Thr.)

Seoul National University

Dae-Hwan Kim dhkim@capp.snu.ac.kr

Hyuk-Jae Lee hjlee@ee.snu.ac.kr

Outline

- Graph coloring register allocation
- Motivation example
- Proposed register allocation algorithm
- Allocation benefit model
- Experimental results
- Conclusions

Overview of Register Allocation

- Determines whether a live range (variable/temporary) is to be stored in a register or in memory
- Goal:
 - Store live ranges as many as possible in registers
 - Minimize the number of memory accesses (load/store instructions)
- An important compiler technique
 - The reduction of load/store instructions leads to the decrease of execution time, code size and power consumption.


Graph-Coloring Register Allocation

- Dominant allocation paradigm (Chaitin, Briggs, ...)
- Models register allocation problem as a graph coloring problem of an interference graph
- Interference graph: an undirected graph, where
 - A node: a live range
 - there is an edge between two nodes if corresponding live ranges interfere.
 - Interfering live ranges can not share the same register
- The contribution of graph coloring approach: the simplicity by abstracting each live range as a single node of an interference graph

Graph-Coloring Limitations

- What is not represented in the conventional graph coloring approach ?
 - does not specify where and how much live ranges interfere

```
A = foo1();
B = A + 1;
foo2(A + B);
C = foo3();
foo4(C + 1);
foo5(C + 2);
foo6(B + 3);
foo7(A + 4);
D = A - B;
```



Motivation Example

- Suppose the number of registers is two.
- Graph coloring spills 'C' with 3 memory accesses
- Different spill cost at each reference in the flow analysis
- Spill A after (3) and before (8): 2 memory accesses

```
A = foo1();      (1)
B = A + 1;      (2)
foo2(A + B);    (3) ----- store A
C = foo3();     (4)
foo4(C + 1);   (5)
foo5(C + 2);   (6)
foo6(B + 3);   (7) ----- load A
foo7(A + 4);   (8)
D = A - B;     (9)
```

Overview of Proposed Algorithm

- q Decides whether to allocate a register or not for **every reference** of a variable
- q When there is no free register, it determines allocation based on the **allocation benefit** in the reference flow
- q Two stages
 - o Variable allocation: variables are allocated with the number of machine registers
 - o Scratch allocation: temporaries and unallocated variables are allocated

Variable Reference Flow Graph


- q The proposed approach constructs a varef-graph (variable reference flow graph)
- q Node: a variable reference
- q Edge: control flow of the program (i.e, execution order of the variable references of the program)
- q The varef-graph models the execution order of the references in the program.

Varef-Gaph Example

```

(1) A = 1;
(2) if (A)
(3)   B = 1;
(4)   else
(5)     B = 2;
(6)   return A + B;
    
```

code example




Variable reference flow graph

Allocation Algorithm

- q The proposed algorithm visits each node of a varef-graph in the breadth-first order.
- q When no register is free for a node, the allocator estimates the benefit and loss of register preemption for each register, and selects the register with the maximum benefit.
- q If all registers have larger loss than benefit, no register is assigned to the node.
- q For those nodes that are not assigned to a register, the second stage register allocation, called scratch allocation, is performed.


Variable Allocation Algorithm



Register Allocation Benefit


- q $BenefitRegAlloc(n,r) = PenaltySpill(n,r) - PenaltyPreempt(n,r)$
 - o n: node number, r: register number
- q $PenaltySpill(n,r)$: the total number of load/store instructions that are required if node 'n' is spilled.
- q $PenaltyPreempt(n,r)$: the total number of load/store instructions that are required when node 'n' preempts register 'r'.

Impact Range




- The decision for one node affects the register allocation for another node
 - If node '1' is spilled, node '6' is also spilled
- Impact Range: the set of the nodes that are affected by the register allocation for a given node.
- The impact range of node 'n' for register 'r' is defined as the path from node 'n' to the next references of a variable that currently holds register 'r'.

Impact Range Example (1)



- Suppose register allocation visits node '5'
- Suppose the number of registers is 2
- $\text{VarHold}(n,r)$: the variable that holds register 'r' when the register allocation is performed for node 'n'.
- $\text{NodeHold}(n,r)$: the nodes for $\text{VarHold}(n,r)$
- $\text{VarHold}(5,r1) = 'A', \text{NodeHold}(5, r1) = \{1,2\}$.
- $\text{NextRef}(n) = \{p \mid p \text{ is a next reference of } n\}$.
- $\text{NextRef}(1) = \{11\}, \text{NextRef}(2) = \{8,9,11\}$,
- $\text{NextRef}(\{1,2\}) = \{8,9,11\}$
- $\text{ImpactRange}(5,r1) = \text{path}(5,8) \cup \text{path}(5,9) \cup \text{path}(5,11)$
 $= \{ \} \cup \{ \} \cup \text{path}(5,11)$
 $= \{5,7,10,11\}$

Impact Range Example (2)




- $\text{subpath}(n,p,s)$ is the $\text{path}(p,s) \subseteq \text{path}(n,s)$.
- $\text{subpath}(1,5,11) = \text{path}(5,11) = \{5,7,10,11\}$
- $\text{SubPathRange}(n,p) = \cup_s \text{subpath}(n,p,s)$ for all $s \in \text{NextRef}(n)$
- $\text{SubPathRange}(S,p) = \cup_n \text{SubPathRange}(n,p)$ for all $n \in S$
- $\text{ImpactRange}(n,r) = \text{SubPathRange}(\text{NodeHold}(n,r),n)$
- $\text{ImpactRange}(5, 'r1')$
 $= \text{SubPathRange}(\text{NodeHold}(5,r1), 5)$
 $= \text{SubPathRange}(\{1,2\}, 5)$
 $= \text{subpath}(1,5,11) \cup \text{subpath}(2,5,8)$
 $\cup \text{subpath}(2,5,9) \cup \text{subpath}(2,5,11)$
 $= \{5,7,10,11\} \cup \{ \} \cup \{ \} \cup \{5,7,10,11\}$
 $= \{5,7,10,11\}$

Definition of Impact Set

- Only two types of nodes in the impact range contribute to $\text{BenefitRegAlloc}(n,r)$
 - 1) The node that references the same variable as node 'n'
 - 2) The node that references the variable that holds register 'r' when node 'n' is visited for register allocation.
- $\text{var}(n)$: the variable that is referenced by node 'n'.
- $\text{VarHold}(n,r)$: the variable that holds register 'r' when the register allocation is performed for node 'n'
- $\text{ImpactSet}(n,r) = \{ m \mid m \in \text{ImpactRange}(n,r), \text{ and } (\text{var}(m) = \text{var}(n) \text{ or } \text{var}(m) = \text{VarHold}(n,r)) \}$

Impact Set Example




- $\text{ImpactRange}(5,r1) = \text{path}(5,8) \cup \text{path}(5,9) \cup \text{path}(5,11)$
 $= \{ \} \cup \{ \} \cup \text{path}(5,11)$
 $= \{5,7,10,11\}$
- $\text{var}(5) = 'N'$
- $\text{VarHold}(5, 'r1') = 'A'$
- $\text{ImpactSet}(5, 'r1') = \{5,7,11\}$

Benefit Model


- $\text{PenaltySpill}(n,r) = \sum_{m \in \text{ImpactSet}(n,r)} \text{and } \text{var}(m) = \text{var}(n) \text{ COST}(m)$
- $\text{PenaltyPreempt}(n,r) = \sum_{m \in \text{ImpactSet}(n,r)} \text{and } \text{var}(m) = \text{VarHold}(n,r) \text{ COST}(m)$
 - n: node number, r: register number
 - $\text{var}(n)$: the variable that is referenced by node 'n'.
 - $\text{VarHold}(n,r)$: the variable that holds register 'r' when the register allocation is performed for node 'n'.
- $\text{BenefitRegAlloc}(n,r) = \text{PenaltySpill}(n,r) - \text{PenaltyPreempt}(n,r)$
 - n: node number, r: register number

Cost of a Node



- Let $\text{NodeCost}(n)$ be the cost of the execution of 'n'
- $\text{NodeCost}(n) = 10^d$ where d is a loop depth of a node 'n'.
- Consider the cost of '2' for 'r1'
- $\text{ImpactSet}(2, 'r1') = \{2, 5\}$
- Node '6' is not in the impact set, however, it is affected by the allocation of node '2'
- $\text{cost}(2) = \text{NodeCost}(2) + \text{NodeCost}(6)$
- $\text{cost}(m)_{\text{indefinition}} = \text{NodeCost}(m)$
- $\text{cost}(m)_{\text{inuse}} = \text{NodeCost}(m) + \sum_{k \in \text{NextRef}(m), k, \text{use}, k \in \text{impact set}} \text{NodeCost}(k)$
- $\text{cost}(m)_{\text{inuse}} = \text{NodeCost}(m) + \sum_{k \in \text{PrevRef}(m), k \in \text{impact set}} \text{NodeCost}(k)$

Benefit Estimation Example



- $\text{BenefitRegAlloc}(2, R1) = \text{PenaltySpill}(2, R1) - \text{PenaltyPreempt}(2, R1)$
- $\text{ImpactSet}(2, R1) = \{2, 3, 4, 5, 6\}$
- $\text{PenaltySpill}(2, R1) = \text{cost}(2) + \text{cost}(3) + \text{cost}(5)$
 $= \text{NodeCost}(2) + \text{NodeCost}(3) + \text{NodeCost}(5) + \text{NodeCost}(7)$
 $= 4$
- $\text{PenaltyPreempt}(2, R1) = \text{cost}(4) + \text{cost}(6)$
 $= \text{NodeCost}(1) + \text{NodeCost}(4) + \text{NodeCost}(6)$
 $= 3$
- $\text{BenefitRegAlloc}(2, R1) = 4 - 3 = 1$

Scratch Allocation

- Unallocated variables and temporaries are allocated.
- Nodes corresponding to temporaries are added to the varef-graph.
- $\text{PenaltyPreempt}(s, r) = \sum_{m \in \text{ImpactRange}(s, r) \text{ and } \text{var}(m) = \text{VarHold}(n, r)} \text{COST}(m)$
- $\text{PenaltySpill}(s, r) = \sum_{m \in \text{ImpactRange}(s, r), m \in \text{CLASS}(s)} \text{COST}(m)$
- If a scratch 's' preempts a register 'r', then this register can be used for the scratch 's' as well as other scratches that are in the impact range.
- However, not all the scratches in the impact range can be allocated to the same register, due to the overlapping of their live ranges.
- $\text{CLASS}(s)$: the class that the scratch 's' belongs to so that all scratches in the class can be allocated to the same register.

Derivation of Class


- All the scratches are colored with infinite colors.
- Scratches are partitioned into classes according to the assigned color.
- Example
 - two classes: $\{t1, t3, t5\}$ and $\{t2, t4, t6\}$

$$\begin{aligned} a &= t1 + t2 \\ t5 &= t3 - t4 \\ b &= t5 - t6 \end{aligned}$$




$$\begin{aligned} a &= C1 + C2 \\ C1 &= C1 - C2 \\ b &= C1 - C2 \end{aligned}$$

Allocation Example (1)



- Assume two registers. At node 't1', runs out of registers
- $\text{ImpactRange}(t1, R1) = \{t1, t2, t3, t4, t5, 3\}$
- $\text{PenaltyPreempt}(t1, R1) = \text{cost}(3)$
 $= \text{NodeCost}(1) + \text{NodeCost}(3) = 2$
- $\text{PenaltySpill}(t1, R1) = \text{cost}(t1) + \text{cost}(t3) + \text{cost}(t5) = 3$
- $\text{BenefitRegAlloc}(t1, R1) = 3 - 2 = 1$


Allocation Example (2)



- $\text{BenefitRegAlloc}(t1, R1) = 3 - 2 = 1$
- $\text{ImpactRange}(t1, R2) = \{t1, t2, t3, t4, t5, 3, t6, t7, 4\}$
- $\text{PenaltyPreempt}(t1, R2) = \text{cost}(4)$
 $= \text{NodeCost}(2) + \text{NodeCost}(4) = 11$
- $\text{PenaltySpill}(t1, R2) = \text{NodeCost}(t1) + \text{NodeCost}(t3) + \text{NodeCost}(t5) + \text{NodeCost}(t6) = 4$
- $\text{BenefitRegAlloc}(t1, R2) = 4 - 11 = -7$
- 't1' preempts register 'R1', and 't1', 't3', and 't5' are assigned to 'R1'.

Experimental Results

- Implemented in LCC targeting ARM7TDMI
- With the eight benchmarks, an average of 34.3% improvement is achieved over the graph coloring approach



Compilation Time Measurements

On average, 1.85 times larger than that for Briggs' allocator.

benchmark	Number of registers		
	4	8	12
g721	1.64	1.86	1.97
yacc	1.73	2.13	2.01
mpeg	3.28	2.77	2.79
adpcm	1.29	1.49	1.62
rep	2.21	2.00	2.17
pgp	1.42	1.75	1.67
gsm	1.49	1.24	1.10
runlength	1.34	1.41	1.93

Complexity Analysis

- The dominant complexity: the derivation of the impact range
- N: the number of nodes in the varef-graph
- The derivation of the impact range of a node for a register: $O(N)$
- Iterated N times for each node ;
- Total Complexity: $O(N^2)$
- In practice, the next reference of a variable is generally located close to the node, thus search spaces are localized.

Conclusions

- Improves the Briggs' allocator by an average of 34.3%
- The compilation time increase by the amount of 85%
- Time overhead is not serious considering that graph-coloring allocators run fast in practice.
- The proposed varef-graph can be used for further optimizations such as instruction scheduling