version 1.1, 1994/12/12 17:10:47
|
version 1.4, 1995/10/07 17:38:17
|
Line 3
|
Line 3
|
|
|
This is the machine-specific part for MIPS R[2346810]000 processors |
This is the machine-specific part for MIPS R[2346810]000 processors |
*/ |
*/ |
|
|
|
#if !defined(USE_TOS) && !defined(USE_NO_TOS) |
|
/* on the mips this is a mixed blessing, since defining this spills |
|
the rp with some gcc versions. This machine has 31 regs, yet that's |
|
not enough for gcc-2.4.5 :-( */ |
|
#define USE_TOS |
|
#endif |
|
|
/* cache flush stuff */ |
/* cache flush stuff */ |
|
|
#ifndef INDIRECT_THREADED |
#ifndef INDIRECT_THREADED |
Line 12
|
Line 20
|
#endif |
#endif |
#endif |
#endif |
|
|
#ifdef DIRECT_THREADED |
#ifdef ultrix |
|
|
/* this works on Ultrix. Let's hope it works on others, too */ |
|
#include <mips/cachectl.h> |
#include <mips/cachectl.h> |
|
#else |
|
/* works on Irix */ |
|
#include <sys/cachectl.h> |
|
#endif |
|
|
#define CACHE_FLUSH(addr,size) \ |
#define FLUSH_ICACHE(addr,size) \ |
cacheflush((char *)(addr), (int)(size), BCACHE) |
cacheflush((char *)(addr), (int)(size), BCACHE) |
|
|
#endif |
|
|
|
#include "32bit.h" |
#include "32bit.h" |
|
|
#ifdef DIRECT_THREADED |
#ifdef DIRECT_THREADED |