



The Nineteenth International Conference on

Parallel Architectures and Compilation Techniques (PACT 2010)

Vienna, Austria, September 11-15, 2010

POSTER PROGRAM



Welcome to the Poster Session

The poster session takes place on Monday, September 13 from 4:00 to 5:30 pm in the Aula. Posters 22 to 34 are from students taking part in the ACM Student Research Competition.

1	On-Chip Network Design Considerations for Compute Accelerators <i>A. Bakhoda, J. Kim, T. Aamodt</i>
2	Believe It or Not! Multi-core CPUs can Match GPU Performance for a FLOP-intensive Application! <i>R. Bordawekar, U. Bondhugula, R. Rao</i>
3	Less is More: Trading off Work-Efficiency for Scalability in Irregular Programs <i>M. Hassaan, M. Burtscher, K. Pingali</i>
4	Moths: Mobile Threads for On-Chip Networks <i>M. Mislser, N. Jeger</i>
5	Improving Speculative Loop Parallelization via Selective Squash and Speculation Reuse <i>S. Ananthramu, D. Majeti, S. Aggarwal, M. Chaudhuri</i>
6	Revisiting Sorting for GPGPU Stream Architectures <i>D. Merrill, A. Grimshaw</i>
7	Analyzing Cache Performance Bottlenecks of STM applications and addressing them with compiler's help <i>S. Mannarswamy, R. Govindarajan</i>
8	An Intra-Tile Cache Set Balancing Scheme <i>M. Hammoud, S. Cho, R. Melhem</i>
9	StatCC: A Statistical Cache Contention Model <i>D. Eklov, D. Black-Schaffer, E. Hagersten</i>
10	An Integer Programming Framework for Optimizing Shared Memory Use on GPUs <i>W. Ma, G. Agrawal</i>
11	Exploiting Subtrace-Level Parallelism in Clustered Processors <i>R. Ubal, J. Sahuquillo, S. Petit, P. López, J. Duato</i>
12	A Case for NUMA-aware Contention Management on Multicore Systems <i>S. Blagodurov, S. Zhuravlev, A. Fedorova, A. Kamali</i>
13	DMATiler: Revisiting Loop Tiling for Direct Memory Access <i>H. Lin, T. Liu, L. Renganarayana</i>
14	Fidelity and Scaling of the PARSEC Benchmark Inputs <i>C. Bienia, K. Li</i>
15	Online Cache Modeling for Commodity Multicore Processors <i>R. West, P. Zaro, C. Waldspurger, X. Zhang</i>
16	NoC-Aware Cache Design for Multithreaded Execution on Tiled Chip Multiprocessors <i>A. Abousamra, A. Jones, R. Melhem</i>

17	A Software-SVM-based Transactional Memory for Multicore Accelerator Architectures with Local Memory <i>J. Lee, S. Seo, J. Lee</i>
18	NUcache – A Multi-core Cache Organization Based on Next-Use Distance <i>R. Manikantan, K. Rajan, R. Govindarajan</i>
19	CoreGenesis: Erasing Core Boundaries for Robust and Configurable Performance <i>S. Gupta, S. Feng, A. Ansari, S. Mahlke</i>
20	Automatic Vector Instruction Selection for Dynamic Compilation <i>R. Barik, J. Zhao, V. Sarkar</i>
21	Approximating Age-Based Arbitration in On-Chip Networks <i>M. Lee, J. Kim, D. Abts, M. Marty, J. Lee</i>
22	Offloading Java to Graphics Processors <i>P. Calvert</i>
23	FabScalar: Composing Synthesizable RTL Designs of Arbitrary Cores within a Canonical Superscalar Template <i>N.K. Choudhary</i>
24	GLOpenCL: Compiler and Run-Time Support for OpenCL on Hardware- and Software-Managed Cache Multicores <i>K. Daloukas</i>
25	Massively Parallel Neural Network Simulation <i>P. Fox</i>
26	Autonomic Service Management: Semantic Approach <i>H. Haitof</i>
27	Runtime Estimation Methods for Pipelined MPSoCs <i>H. Javaid</i>
28	Effective Combination of Transformations via Obstacle Identification <i>N. Johnson</i>
29	Graph-based Cluster Assignment for VLIW Architectures <i>A. Jordan</i>
30	On stochastic dynamic binary translation in Vx32 <i>K. Kononenko</i>
31	A Scalable High-performance Reconfigurable On-chip Network Architecture <i>M. Modarressi</i>
32	IComMP: A Software Framework for Effortless Heterogeneous Architecture Development <i>R. Reyes</i>
33	Quantifying the Impact of GPU Specific Optimizations: An Experimental Study on a Weather Forecasting Application <i>A. Saeed, E. Elwany, E. Tawadros, K. Abdelsalam, P. Yousry, S. Hafez</i>
34	D ² C: Deterministic, Deadlock-free Concurrency <i>N. Vasudevan</i>

